Redfire75369’s avatarRedfire75369’s Twitter Archive—№ 3,861

  1. …in reply to @hmph29759351
    @hmph29759351 @Kepler_L2 The L4 cache is either some sort of SLC on the SoC/base tile, or sharing the CPU's L3 cache.