Redfire75369’s Twitter Archive
—№ 3,861
⇤ Newest
Tweet
⇠ Newer
Tweet
Older
Tweet
⇢
…in reply to @hmph29759351
@
hmph29759351
@
Kepler_L2
The L4 cache is either some sort of SLC on the SoC/base tile, or sharing the CPU's L3 cache.
On twitter.com
❤️ 8
Favorites
2022 Nov 29
Mood
0