-
@OneRaichu This could very well be cache tiles attached with EMIB on Emerald Rapids, connected via Mesh to the rest of the chips. They could significantly increase L3 amount, which has been what their server chips have been lacking for a while.
-
@OneRaichu They might have to give up HBM controllers for that, though, given how little space there'd be on the package for that.
Redfire75369’s Twitter Archive—№ 1,279