-
That's... interesting? Cache (Relative to SPR): L1I/L1D: 1/2 SPR L2: 1/2 SPR L3: SPR @BenchLeaks/1412286501111664643
-
This could also be GeekBench 4 reporting dual socket system caches weirdly.
-
Oh, that is indeed Sapphire Rapids. I've been informed L1 and L2 are per CPU, while L3 is per system.
Redfire75369’s Twitter Archive—№ 339